Skip to main content

PI7C9X3G808GP: 8 port, Flexible and High-Performance PCIe 3.0 Packet Switch for Space Constrained Application

PI7C9X3G808GP PCIe GEN3 Packet Switch
PI7C9X3G808GP PCIe GEN3 Packet Switch

Diodes Incorporated has introduced the PI7C9X3G808GP, a PCIe 3.0 packet switch with enhanced flexibility and performance. The new packet switch can deliver elevated performance parameters mandated by modern data centres, cloud computing, network-attached storage (NAS), and telecom infrastructure implementations.

 

Along with the ability to support 8-lane operations and accommodating 2-port, 3-port, 4-port, 5-port, and 8-port configurations, the new device also offers packet forwarding latency of less than 150ns (typical). The CDEP capabilities of the PI7C9X3G808GP support fan-out and dual-host connectivity. The low-power operating built-in PCIe 3.0 clock buffer helps in reducing the overall component count and BOM costs.

 

With three reference clock options (common, separate reference no spread (SRNS), and separate reference independent spread (SRIS)) and embedded multiple direct memory access (DMA) the device ensures efficient communication between hosts and connected endpoints.

 

The PI7C9X3G808GP also features error handling, advanced error reporting, and end-to-end data protection with error correction - key functionality in terms of reliability, availability, and serviceability (RAS). Under full load condition and 80°C junction temperature, the device will draw only 2.9W of power.

 

Packed in a 15mm x 15mm high-performance flip-chip package, with 196-ball BGA format, the PI7C9X3G808GP has a unit price of $20.13 in 1000 piece quantities.

 

Features of PI7C9X3G808GP Packet Switch

  • Port and Lane Configurations for 8-port/8-Lane PCI Express GEN3 packet switch
  • Integrated PCIe Gen3 clock buffer for all downstream ports
  • Support three reference clock structures (Common, SRNS, and SRIS)
  • Handle SSC Isolation up to one port
  • Provide two clock application modes (Base and CDSR)
  • Support 7 power states
  • Continuous power management scheme
  • Support Message packet for System Power Management

 

Note: More technical information can be found in the PI7C9X3G808GP Datasheet linked at the bottom of this page and on the product page of the PI7C9X3G808GP PCIe 3.0 packet switch.

Component Datasheet

Related Post


Comments

Join 20K+subscribers

We will never spam you.

* indicates required

Be a part of our ever growing community.